Verilog / System Verilog ASIC/IP Design

Posted by - Soft F. at Sep 16, 2020
West Bengal, India

BudgetTypeStatusValid Through
$299.23FIXEDOpenSep 16, 2021

Job Description

We are building high performance IPs that can fit inside a variety of ASICs ranging from low power IoT ASIC to higher performance Desktop/Server ASICs. The work centers around some of the interesting and critical areas of modern computer design such as Cache Coherency, Virtual Channels and traffic performances, Pipelining for high-speed data and control logic, Clock-gating and Power-gating etc.

The work is in an advanced prototype stage and we plan to launch fully as a product down the line. The team has people with chip-design experience in MNCs over decade and background of colleges as Indian Institute of Technology.

We are looking for engineers who can micro-arch, code RTL and sub-unit Testbench from scratch with engineering supervision and broad level Architecture Spec. The engineering need to have - excellent/good Verilog/SystemVerilog/Perl Skillset (with Make, Python, Bash skillset an added advantage). The basic coding will be Perl mixed Verilog/SV and make/bash based build system.

We are looking for people with good energy, passion for RTL/TB coding , attention to detail and willingness to learn and solve tough problems.

Persons with the above skillset can apply. Freshers/junior engineers who are willing to learn sincerely, are welcome. Engineers looking for an opportunity to explore in-depth ASIC design are welcome as well.

The work can be done with small deliverable model or continuous engagement model.

Adding a placeholder time/money here. Details can be discussed.


Skills & Expertise Required

Perl SystemVerilog Verilog / VHDL 

Offer to work on this project closes in 357 days!

Similar Projects

Conversion of PDF bank statements i...

We're looking for a data extraction expert to extract transaction details from PDF bank statements into a CSV. There are 44 PDF statements. The fields to be extracted into a CSV:

Date -> Date...read more
Fixed, $39.29

Smooth Streaming and optimization o...

These following task are completed & need to join them together now.

1. Remote storage and SMIL file linkage from the remote store
2. UDP consumption at origin
3. Transcode of UDP con...read more
Fixed, $78.58

Developer needed to produce a medic...

Seeking Ph.D. in mathematics and familiar with Bayesian theory to help produce a medical app designed to assist physicians with vancomycin dosing. The app to be developed will be a more advanced versi...read more
Hourly, $18.86