Iam an verification engineer who have good knowledge in Verilog and system Verilog and uvm methodologies. In other time I will do the transcriber operation,I can translate English,Hindi and Kannada languages and also iam a content writer