


# RK3568\_ABCDE (Power&GND)



# RK3568\_F (DDR PHY)

UIF




Note: sequences can not be swap

Note: Except DDR3, other DQ sequences can not be swap


For DDR4/DDR3/LPDDR3 mode, a 120 ohm +/-1% tolerance external resistor must be connected between the DDR\_RZQ pin and VSS pin

For LPDDR4/LPDDR4x mode, a 120 ohm +/-1% tolerance external resistor must be connected between the DDR\_RZQ pin and DDRPHY\_VDDQ




Caps should be placed under the U1000 package

# RK3568\_I (VCCIO2 Domain)




Note:  
If the power domain voltage is adjusted the software configuration must be updated synchronously otherwise the IO may be damage!



Note:  
For eMMC or Nand Flash:  
If eMMC\_D0/FLASH\_D0=0V at after power on and reset, then system will enter into Maskrom mode

**Layout note:**

Test point must be placed on the line, and no branch can be added




Note:  
For SPI Flash:  
If FSPI = 0V at after power on and reset, then system will enter into Maskrom mode

**Note:**

Reserve Testpoint for put the system into Maskrom mode to update the firmware when writing mismatched firmware or other conditions result in boot failure use this test point

Except in the case, please use Recovery Key  
Put the system into loader mode to the firmware


# RK3568\_J (VCCIO3 Domain)




Note:  
Caps of between dashed green lines and U1000 should be placed under the U1000 package

# RK3568\_G(OSC/PLL/PMUIO1/2)

**Note:**  
Adjusted the load capacitance according to the crystal specification.




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package




**Note:**  
If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the IO may be damaged!


### RK3568\_R(MIPI\_DSI\_TX0/LVDS\_TX0)




### RK3568\_S(MIPI\_DSI\_TX1)



### RK3568\_T(eDP TX)



### RK3568\_Q(HDMI2.0 TX)



Note:  
Caps of between dashed green lines and U1000 should be placed under the U1000 package  
other caps should be placed close to the U1000 package

movita

Size	Title:	ROCK 3A	REV
A3	Page Name:	RK3568_VO Interface_1	1.3
Date:	9/13/2022	Sheet: 10 of 28	


# RK3568\_L(VCCIO5 Domain)

UI1

VCCIO5 Domain					
Operating Voltage = 1.8V / 3.3V					
LCDC_D0	/ VOP_BT656_D0_M0	/ SPI0_MISO_M1	/ PCIE20_CLKREqn_M1	/ I2S1_MCLK_M2	/ GPIO2_D0_d
LCDC_D1	/ VOP_BT656_D1_M0	/ SPI0_MOSI_M1	/ PCIE20_WAKEn_M1	/ I2S1_SCLK_TX_M2	/ GPIO2_D1_d
LCDC_D2	/ VOP_BT656_D2_M0	/ SPI0_CS0_M1	/ PCIE30X1_CLKREqn_M1	/ I2S1_LRCK_TX_M2	/ GPIO2_D2_d
LCDC_D3	/ VOP_BT656_D3_M0	/ SPI0_CLK_M1	/ PCIE30X1_WAKEn_M1	/ I2S1_SD0_M2	/ GPIO2_D3_d
LCDC_D4	/ VOP_BT656_D4_M0	/ SPI2_CS1_M1	/ PCIE30X2_CLKREqn_M1	/ I2S1_SD1_M2	/ GPIO2_D4_d
LCDC_D5	/ VOP_BT656_D5_M0	/ SPI2_CS0_M1	/ PCIE30X2_WAKEn_M1	/ I2S1_SD2_M2	/ GPIO2_D5_d
LCDC_D6	/ VOP_BT656_D6_M0	/ SPI2_MOSI_M1	/ PCIE30X2_PERSTn_M1	/ I2S1_SD3_M2	/ GPIO2_D6_d
LCDC_D7	/ VOP_BT656_D7_M0	/ SPI2_MISO_M1	/ UART8_TX_M1	/ I2S1_SD00_M2	/ GPIO2_D7_d
LCDC_CLK	/ VOP_BT656_CLK_M0	/ SPI2_CLK_M1	/ UART8_RX_M1	/ I2S1_SDO1_M2	/ GPIO3_A0_d
LCDC_D9	/ VOP_BT1120_D0	/ SPI1_CS0_M1	/ PCIE30X1_PERSTn_M1	/ SDMMC2_D0_M1	/ GPIO3_A1_d
LCDC_D10	/ VOP_BT1120_D1	/ GMAC1_TXD2_M0	/ I2S3_MCLK_M0	/ SDMMC2_D1_M1	/ GPIO3_A2_d
LCDC_D11	/ VOP_BT1120_D2	/ GMAC1_TXD3_M0	/ I2S3_SCLK_M0	/ SDMMC2_D2_M1	/ GPIO3_A3_d
LCDC_D12	/ VOP_BT1120_D3	/ GMAC1_RXD2_M0	/ I2S3_LRCK_M0	/ SDMMC2_D3_M1	/ GPIO3_A4_d
LCDC_D13	/ VOP_BT1120_D4	/ GMAC1_RXD3_M0	/ I2S3_SDO_M0	/ SDMMC2_CMD_M1	/ GPIO3_A5_d
LCDC_D14	/ VOP_BT1120_D5	/ GMAC1_TXCLK_M0	/ I2S3_SDI_M0	/ SDMMC2_CLK_M1	/ GPIO3_A6_d
LCDC_D15	/ VOP_BT1120_D6	/ ETH1_REFCLK0_25M_M0		/ SDMMC2_DET_M1	/ GPIO3_A7_d
LCDC_D16	/ VOP_BT1120_D7	/ GMAC1_RXD0_M0	/ UART4_RX_M1	/ PWM8_M0	/ GPIO3_B1_d
LCDC_D17	/ VOP_BT1120_D8	/ GMAC1_RXD1_M0	/ UART4_TX_M1	/ PWM9_M0	/ GPIO3_B2_d
LCDC_D18	/ VOP_BT1120_D9	/ GMAC1_RXDV_CR5_M0	/ I2C5_SCL_M0	/ PDM_SD10_M2	/ GPIO3_B3_d
LCDC_D19	/ VOP_BT1120_D10	/ GMAC1_RXER_M0	/ I2C5_SDA_M0	/ PDM_SD11_M2	/ GPIO3_B4_d
LCDC_D20	/ VOP_BT1120_D11	/ GMAC1_TXD0_M0	/ I2C3_SCL_M1	/ PWM10_M0	/ GPIO3_B5_d
LCDC_D21	/ VOP_BT1120_D12	/ GMAC1_TXD1_M0	/ I2C3_SDA_M1	/ PWM11_IR_M0	/ GPIO3_B6_d
LCDC_D22	/ PWM12_M0	/ GMAC1_TXEN_M0	/ UART3_TX_M1	/ PDM_SD12_M2	/ GPIO3_B7_d
LCDC_D23	/ PWM13_M0	/ GMAC1_MCLKINOUT_M0	/ UART3_RX_M1	/ PDM_SD13_M2	/ GPIO3_C0_d
LCDC_HSYNC	/ VOP_BT1120_D13	/ SPI1_MOSI_M1	/ PCIE20_PERSTn_M1	/ I2S1_SDO2_M2	/ GPIO3_C1_d
LCDC_VSYNC	/ VOP_BT1120_D14	/ SPI1_MISO_M1	/ UART5_TX_M1	/ I2S1_SDO3_M2	/ GPIO3_C2_d
LCDC_DEN	/ VOP_BT1120_D15	/ P11_CLK_M1	/ UART5_RX_M1	/ I2S1_SCLK_RX_M2	/ GPIO3_C3_d
PWM14_M0	/ VOP_PWM_M1	/ GMAC1_MDC_M0	/ UART7_TX_M1	/ PDM_CLK1_M2	/ GPIO3_C4_d
PWM15_IR_M0	/ SPDIF_TX_M1	/ GMAC1_MDIO_M0	/ UART7_RX_M1	/ I2S1_LRCK_RX_M2	/ GPIO3_C5_d


RK3568  
BGA636\_19R00X19R00X1R20

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.




Size	Title: ROCK 3A		REV
A4	Page Name: RK3568_VO Interface_2		1.3
Date:	9/13/2022	Sheet: 11 of 28	

# RK3568\_U(USB3.0/SATA/QSGMII/PCIe2.0 x1)




BGA636\_19R00X19R00X1R20  
RK3568

# RK3568\_V(USB2.0 HOST)



BGA636\_19R00X19R00X1R20  
RK3568

# RK3568\_W(PCIe3.0 x2)



BGA636\_19R00X19R00X1R20  
RK3568


**Note:**  
 Caps of between dashed green lines and U1000 should be placed under the U1000 package other caps should be placed close to the U1000 package





Size	Title:	ROCK 3A	REV
A3	Page Name:	Flash Power Manage	1.3
Date:	9/13/2022	Sheet: 12 of 28	

# RK3568\_H(VCCIO1 Domain)

UIH



RK3568  
BGA636\_19R00X19R00X1R20




Note:  
If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the IO may be damaged!

Note:  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

Size	Title: ROCK 3A		REV
A4	Page Name: RK3568_Audio Interface		1.3
Date:	9/13/2022	Sheet: 13 of	28



# RK3568\_K(VCCIO4 Domain)



**Note:**  
If Ethernet PHY uses other models, please note whether the default pull-up and pull-down of GPIO affect Ethernet PHY function


At present, TXEN will be affected if it defaults to high level need to add a 4.7K resistance to ground

**Note:**  
According to the actual choice of mounted Cannot be mounted at the same time

Default: 1.8V  
Select the voltage according to the application

If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the IO may be damaged!


# RK3568\_N(VCCIO7 Domain)



**Note:**  
When use HDMI, HDMI TX\_SCL/SDA cannot be shared with other devices

**Note:**  
If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the IO may be damaged!

# RK3568\_O(SARADC/OTP)



**Note:**  
Must be mounted

**Note:**  
If there is no Key requirement, two test points must be reserved to facilitate firmware update


**Note:**  
It is suggested to reserve a Key to facilitate the development debug

If SARADC\_VIN0=0V at after power on and reset, then system will enter into loader mode.

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.


<b>movita</b>			
Size	Title:	ROCK 3A	
A3	Page Name:	K3568_SARADC/GPIO	
Date:	9/13/2022	Sheet:	14 of 28
REV	1.3		

### RK3568\_P(MIPI\_CSI\_RX)



Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option1	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 IPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

### RK3568\_M(VCCIO6 Domain)



Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	--
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support BT601 YCbCr 422 8bit input  
Support BT656 YCbCr 422 8bit input  
Support RAW 8/10/12bit input  
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling  
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input

BT1120 16bit Mode:  
Default: D0-D7 <-> Y0-Y7, D8-D15 <-> C0-C7  
Swap ON: D0-D7 <-> C0-C7, D8-D15 <-> Y0-Y7

GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMACx_TXD0	<----->	PHYx_TXD0	GMACx_TXD0	<----->	PHYx_TXD0
GMACx_TXD1	<----->	PHYx_TXD1	GMACx_TXD1	<----->	PHYx_TXD1
GMACx_TXD2	<----->	PHYx_TXD2			
GMACx_TXD3	<----->	PHYx_TXD3			
GMACx_TXEN	<----->	PHYx_TXEN	GMACx_TXEN	<----->	HYx_TXEN
GMACx_TXCLK	<----->	PHYx_TXCLK			
GMACx_RXD0	<----->	PHYx_RXD0	GMACx_RXD0	<----->	PHYx_RXD0
GMACx_RXD1	<----->	PHYx_RXD1	GMACx_RXD1	<----->	PHYx_RXD1
GMACx_RXD2	<----->	PHYx_RXD2			
GMACx_RXD3	<----->	PHYx_RXD3			
GMACx_RXDV	<----->	PHYx_RXDV	GMACx_RXDV	<----->	PHYx_RXDV
GMACx_RXCLK	<----->	PHYx_RXCLK			
GMACx_RXER	<----->		GMACx_RXER	<----->	
GMACx_MDC	<----->	PHYx_MDC	GMACx_MDC	<----->	PHYx_MDC
GMACx_MDIO	<----->	PHYx_MDIO	GMACx_MDIO	<----->	PHYx_MDIO
ETHx_REFCLK0_25M	<----->	PHYx_XTALIN			
GMACx_MCLKINOUT	<----->	PHYx_CLKOUT0to60m	GMACx_MCLKINOUT	<----->	PHYx_XTALIN/REFCLK
GPIO	<----->	PHYx_RSTn	GPIO	<----->	PHYx_RSTa
GPIO	<----->	PHYx_INT/PMEM	GPIO	<----->	PHYx_INT/PMEM

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package other caps should be placed close to the U1000 package

**Note:**  
If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the IO may be damaged!

**Note:**  
Camera MCLK can select the following clock:  
1:CAM\_CLKOUT0  
2:CAM\_CLKOUT1  
3:CIF\_CLKOUT  
4:REFCLK\_OUT



Attention to the voltage matching

Default:1.8V  
Select the voltage according to the application  
**Note:**  
According to the actual choice of mounted Cannot be mounted at the same time

# Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL --> Logic=H(Default)



**Note:**  
According to the actual choice of mounted  
Cannot be mounted at the same time




**Note:**  
FLASH\_VOL\_SEL state decided  
to VCCIO2 domain IO driven by default  
Logic=L : 3.3V IO driven  
Logic=H : 1.8V IO driven

movita

Size	Title: ROCK 3A	REV
A4	Page Name: Flash Power Manage	1.3
Date: 9/13/2022	Sheet: 16 of 28	




# MicroSD Card



Size	Title:	ROCK 3A	REV
A4	Page Name:	MicroSD Card	1.3
Date:	9/13/2022	Sheet: 18 of 28	


# SPI Flash

- FSPI\_CLK/FLASH\_ALE
- FSPI\_D0/FLASH\_RDY
- FSPI\_D1/FLASH\_RDn
- eMMC\_RSTn/FSPI\_D2/FLASH\_WPh
- FSPI\_D3/FLASH\_CS1n
- FSPI\_CS0n/FLASH\_CS0n



Note:  
Default t: 1.8V

Support:  
1bit SPI NOR or SPI NAND  
4bit SPI NOR or SPI NAND



Note:

If Flash is compatible, please notice  
 when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted  
 when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted  
 when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted



Size	Title:	ROCK 3A	REV
A4	Page Name:	SPI FLASH(Optional)	1.3
Date:	9/13/2022	Sheet: 19 of 28	

A

B

C







D

A

B



C

D



<b>movita</b>	
Size	Title: <b>ROCK 3A</b>
A3	Page Name: <b>LPDDR4X_1X32bit_200P</b>
Date: 9/13/2022	REV 1.3
Sheet: 20 of 28	


# MIPI\_CSI\_RX 2Lanes



Size	Title:	ROCK 3A	REV
A4	Page Name:	MIPI_DSI_CSI	1.3
Date:	9/13/2022	Sheet: 21 of 28	




SARADC\_VIN0\_KEY/RECOVERY  
 RESETn  
 RK809\_PWRON  
 SARADC\_VIN1  
 SARADC\_VIN3




SARADC_VIN1	Up Resistance	Down Resistance
HW_ID0	10K	DNP
HW_ID1	10K	110K
HW_ID2	20K	100K
HW_ID3	33K	100K
HW_ID4	18K	36K
HW_ID5	36K	51K
HW_ID6	51K	51K
HW_ID7	51K	36K
HW_ID8	36K	18K
HW_ID9	100K	33K
HW_ID10	100K	20K
HW_ID11	110K	10K
HW_ID12	DNP	10K

### BOM\_ID




SARADC_VIN1	Up Resistance	Down Resistance
HW_ID1	10K	DNP
HW_ID2	10K	110K
HW_ID3	20K	100K
HW_ID4	33K	100K
HW_ID5	18K	36K
HW_ID6	36K	51K
HW_ID7	51K	51K
HW_ID8	51K	36K
HW_ID9	36K	18K
HW_ID10	100K	33K
HW_ID11	100K	20K
HW_ID12	110K	10K
HW_ID13	DNP	10K

## PowerOn/OFF\_Key



## Reset\_Key




**Note:**  
 If there is no Key requirement,  
 It is suggested to reserve a  
 SW9200 Key to facilitate the  
 development debug






movita

Size	Title	ROCK 3A	REV
A3	Page Name	SARADC_KEY	1.3
Date	9/13/2022	Sheet: 22	of 28

# HDMI2.0 TX









$C_j \leq 0.4\text{pF}$







Size	Title:		ROCK 3A
A4	Page Name:		HDMI
Date:	9/13/2022	Sheet:	23 of 28
		REV	1.3


# Giga PHY1

- >>> GMAC1\_TXD0\_M1
- <<< GMAC1\_RXD0\_M1
- >>> GMAC1\_TXD1\_M1
- <<< GMAC1\_RXD1\_M1
- >>> GMAC1\_TXD2\_M1
- <<< GMAC1\_RXD2\_M1
- >>> GMAC1\_TXD3\_M1
- <<< GMAC1\_RXD3\_M1
- >>> GMAC1\_TXEN\_M1
- <<< GMAC1\_RXEN\_M1
- >>> GMAC1\_TXCLK\_M1
- <<< GMAC1\_RXCLK\_M1
- >>> GMAC1\_TXD0\_M1
- <<< GMAC1\_RXD0\_M1
- >>> GMAC1\_TXD1\_M1
- <<< GMAC1\_RXD1\_M1
- >>> GMAC1\_TXD2\_M1
- <<< GMAC1\_RXD2\_M1
- >>> GMAC1\_TXD3\_M1
- <<< GMAC1\_RXD3\_M1
- >>> GMAC1\_TXEN\_M1
- <<< GMAC1\_RXEN\_M1
- >>> GMAC1\_TXCLK\_M1
- <<< GMAC1\_RXCLK\_M1
- >>> ETH1\_REFCLK0\_25M\_M1
- <<< GMAC1\_MCLKINOUT\_M1
- >>> GMAC1\_MDC\_M1
- <<< GMAC1\_MD0\_M1
- >>> GMAC1\_RSTb\_GPO3\_B0
- <<< GMAC1\_INT\_PMEB\_GPO4\_A7



BOM1 Power Source	CFG_EXT	CFG_LED(LED)
External 3.3V	1'b1	2'b00
External 1.8V	1'b1	2'b10
Internal 1.8V (default)	1'b0	2'b10









If board target trace impedance is 50ohm then R = 475ohm providing an IREF of 2.32 mA. The output current (IOH) is 6 \* IREF. 6x2.32X50=69mV

PI6C_S1	PI6C_S0	Out Freq
0	1	100MHz


PI6C_SS1	PI6C_SS0	Spread %
0	0	No Spread
0	1	-0.5
1	0	-1.0
1	1	No Spread





→ RK809\_PWRON





### VDD\_CPU



## RTC IC --Option

### Note:


The power off hold time scheme is required,  
It is recommended to use external RTC IC  
But, it will not support the timing poweron function




movita

Size	Title: ROCK 3A	REV
A3	Page Name: Power_CPU_RTC	1.3
Date: 9/13/2022	Sheet: 26 of 28	


- >>>SCL\_PMC
- <<<SDA\_PMC
- <<<INT\_L
- >>>SLEEP\_H
- <<<33KOUT\_WFI
- <<<RESETs
- >>>PWRON
- >>>MCLK\_M0\_RK809
- >>>SCL\_TX\_M0\_RK809
- >>>LRCK\_TX\_M0\_RK809
- >>>SDIO\_M0\_RK809
- >>>SDIO\_M0\_PDM\_SDIO\_M0\_RK809
- >>>CLK0\_M0\_RK809
- >>>EXT\_EN
- >>>HPL\_OUT
- >>>HP\_SNS
- >>>HPR\_OUT
- >>>MIC1\_INP
- >>>MIC1\_DN




## PMIC RK809 DCDC




## PMIC RK809 LDO



## PMIC RK809 Management



## PMIC RK809 CODEC



Note:  
If RK809-5 codec is not used,  
then Pin 14,15,16,17,19,40 Tie VSS  
Pin 18,36,37,38,35,39,41,34,32,43,42  
Leave floating

J1	
PHY1_MDIO+	1
PHY1_MDIO-	2
PHY1_MDIO+	3
PHY1_MDIO-	4
PHY1_MDIO+	5
PHY1_MDIO-	6
PHY1_MDIO+	7
PHY1_MDIO-	8


PHI15-24-D

J2B	
GPIO2_D7	37
GPIO4_D1	38
-	39
-	40
-	41
GND	42
GPIO	43
-	44

PHI15-222-B

J4	
HDMI_TX2P_PORT	1
HDMI_TX2N_PORT	2
HDMI_TX0P_PORT	3
HDMI_TX0N_PORT	4
HDMI_TX_CEC_PORT	5
HDMI_TXDDC_SCL_PORT	6
HDMI_TX_HPD_PORT	7
HDMI_TXIP_PORT	8
HDMI_TXIN_PORT	9
HDMI_TXCLKP_PORT	10
HDMI_TXCLKN_PORT	11
HDMI_TXDDC_SDA_PORT	12

PHI15-26-C



J3	
PCIE20_TXP	1
PCIE20_TXN	2
PCIE20_RXP	3
PCIE20_RXN	4
PCIE20_REFCLKP	5
PCIE20_REFCLKN	6
PCIE20_CLKREQ0_M1	7
PCIE20_WAKE0_M1	8
PCIE30_TX0P	9
PCIE30_TX0N	10
PCIE30_TXIP	11
PCIE30_TXIN	12
PCIE30_RX0P	13
PCIE30_RX0N	14
PCIE30_RXIP	15
PCIE30_RXIN	16
PCIE30_REFCLKP_IN	17
PCIE30_REFCLKN_IN	18
USB3_OTG0_DP	19
USB3_OTG0_DM	20
USB3_OTG0_VBUSDET	21
GND	22
USB3_OTG0_ID_CON	23
USB3_OTG0_SSTXP	24
USB3_OTG0_SSTXN	25
USB3_OTG0_SSRXP	26
USB3_OTG0_SSRXN	27
USB3_HOST1_DP	28
USB3_HOST1_DM	29
USB3_HOST1_SSTXP	30
USB3_HOST1_SSTXN	31
USB3_HOST1_SSRXP	32
USB3_HOST1_SSRXN	33
USB1_HOST_DP	34
USB1_HOST_DM	35
USB2_HOST2_DP	36
USB2_HOST2_DM	37
USB2_HOST3_DP	38
USB2_HOST3_DM	39
USB_OTG_PWREN_H_GPIO0_A5	40
USB_HOST_PWREN_H_GPIO0_A6	40

PHI15-220-A

movita

Size	Title	REV
A3	ROCK 3A IO_CONNECTORS	1.3
Date:	9/13/2022	Sheet: 28 of 28